Notice of References Cited

	Application/Control No. 09/942,907	Applicant(s)/Patent Under Reexamination IKURA, TSUNEO		
ĺ	Examiner	Art Unit		
	Toniae M. Thomas	2822	Page 1 of 1	

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-5,155,064	10-1992	Mise	438/624
	В	US-5,284,801	02-1994	Page et al.	438/623
	С	US-5,981,333	11-1999	Parekh et al.	438/253
	D	US-6,124,200	09-2000	Wang et al.	438/624
	E	US-6,153,490	11-2000	Xing et al.	438/396
	F	US-6,165,837	12-2000	Kawakubo et al.	438/244
	G	US-6,562,711 B1	05-2003	Powers	438/622
	Н	US-6,627,493 B2	09-2003	Tu et al.	438/239
	ı	US-			
	J	US-			
	κ	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q			,		
	R					
	s					
	Т					

NON-PATENT DOCUMENTS

* Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)				
	U	Wolf, Ph.D., Stanley, "Multilevel-Interconnect Technology for VLSI and USLI," Silicon Processing for the VLSI Era - Vol. 2: Process Integration, Lattice Press, 1990, pages 238-239.		
	\ \			
	w			
	х			

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.